## AMENDMENTS TO CLAIMS

This listing of claims will replace all prior versions, and listings, of claims in the application:

## **Listing of Claims:**

1. (Currently Amended) A device for prolonging lifetime of nonvolatile memory, the device being connected with an electronic machine and a nonvolatile memory unit, comprising a RAM (Random Access Memory) buffer zone, a counter, and two sets of inverters, wherein:

the RAM buffer zone <u>is</u> connected with the counter and the inverters <u>is and</u> employed for temporary storage of a unit data train and a <u>correspondent corresponding</u> state flag <u>during</u> accessing when a host electronic machine is to read/write from or to <u>a the</u> nonvolatile memory unit, wherein the state flag <u>will indicate the operation state when the unit data train passes</u> through <u>determines whether the unit data train is to be inverted by</u> the inverters;

the counter connected with the host electronic machine and the RAM buffer zone is in charge of counting the total bits of logic "0" in the unit data train and judging whether the counted result outnumbers a default proportion or not[[;]], wherein if positive a counted result outnumbers a default proportion, the state flag corresponding to the unit data train is turned into "0", otherwise, the state flag corresponding to the unit data train is turned into "1"; and

the interpolated inverters are arranged to check the corresponding state flag of the unit data train for inverse or non-inverse operation of and invert the unit data train if the state flag has been turned into "0";

whereby the electronic machine will write <u>lesser fewer</u> bits of logic "0" to prolong the lifetime of the nonvolatile memory unit.

## 2. (Canceled)

## Serial Number 09/879,979

- 3. (New) The device according to claim 1, wherein said default proportion is 50%, whereby whenever a number of "0"s in said data train exceeds a number of "1"s, an inverse operation is carried out on said unit data train.
- 4. (New) The device according to claim 1, wherein upon reading a unit data train, said inverters are arranged to again invert said unit data train, if the unit data train was previously inverted during writing as indicated by said state flag.